In this paper, we propose an approach for the analysis of power supply noise in the frequency domain for powerlground (PIG) networks of tree topologies. We model the PIG network as a linear time invariant (LTI) pseudo-distributed RLC network and the gates (or cells) as time-varying current sources. Voltage fluctuation caused by the switching events is calculated based on the effective impedances seen by the corresponding current sources and the spatial correlation between the nodes of the power network. Superposition is applied to the LTI system to obtain the overall noise spectrum at any node of the power supply network. Inverse Fast Fourier Transformation (IFFT) is then performed on the frequency domain noise spectrum to obtain the time domain noise waveform. The proposed algorithm has a complexity of O(n2). Experimental results show that our approach can produce accurate noise waveforms.
INTRODUCTION
As VLSI technology advances to the deep sub-micron (DSM) regime, the switching speed and the packing density of transistors increase. performance while lower As a result, a large number of simultaneous or near simultaneous switchings occurring in a short period of time can cause a considerable amount of noise in the power supply network of a circuit. The switching noise in a power supply network consists of two components: Inductive noise and resistive noise. The inductive noise, known as the Ldildt voltage fluctuation, is attributed to the inductive parasitic L in the powedground (P/G) grids and the rate of change of the switching currents. The inductive noise becomes more severe as the transistor speed increases in each generation. The resistive parasitic R in the power distribution network is accountable for the resistive noise, which is the ZR voltage drop in the P/G network. As the integration density increases, simultaneous switching of a large number of transistors can induce very large current spikes, which in turn increase the ZR drop in a P/G network. The switching noise in the power distribution network must be contained to a tolerable level to ensure the reliability of a circuit. In order to effectively combat the switching noise, estimation of the switching noise in a P/G network is necessary at an early phase of the design process so that different design schemes can be explored to relieve the noise issue.
Recently, several approaches have been proposed to estimate the power supply noise [61 [7] [8] [14] [12] [131. Chen and Ling [6] proposed an approach to estimate the power supply noise based on an integrated package-level and chip-level power bus model. Chang, Gupta, and Breuer [7] proposed an analytical model to estimate the *This research is supported in part by SRC (99-TJ-689), NSF (CA-REER Award CCR-9984553), and Intel Corporation.
ground bounce caused by the switching in the internal circuitry for sub-micron VLSI circuits. Jiang, Cheng, and Deng [8] proposed a Genetic Algorithm-based approach that considered the dependence of switching noise on input pattems under a distributed RC model of the P/G network. Zhao, Roy, and Koh [14] proposed an eventdriven simulation based approach to calculate the worst case power supply noise under a distributed RLC model. A P/G network is essentially a distributed RLC network, the behavior of which is govemed by a system of differential equations:
where G is the conductance matrix, C is the admittance mamx, x ( t ) is the state variable of the system, and b(t) is the independent voltage and current sources. The system of equations can be solved using the LU factorization and forwardhackward substitution procedures [ 1 11 at multiple time points. The computation cost is O(n3), which is formidable for large P/G networks. To reduce the computation complexity, [ 121 proposed a divide and conquer approach to solve the system in a hierarchical way by partitioning the system into small subsystems and modeling the sub-networks with macromodels. [13] proposed an (partial differential equation) PDE-like multigrid method to solve the problem on a coarse grid and then map the solution back to the fine grid using linear interpolation.
In this paper, we propose an approach for the analysis of power supply noise in the frequency domain for a PIG network of a tree topology. The P/G network is modeled as a linear time invariant (LTI) RLC network. To handle the intrinsic nonlinearity of the transistors, the conducting transistors connected to the PIG grids are modeled as time-varying current sources [4] [3] [6] . These timevarying current sources draw (sink) current from (to) power grids (ground grids) and cause voltage fluctuations in the PIG network. The frequency domain noise spectrum at any node of the P/G network is calculated using the effective impedances seen by the switching currents at different nodes and the spatial correlation between the nodes. Inverse Fast Fourier Transformation (Im) is performed on the samples of the frequency domain noise spectrum to construct the noise waveform in the time domain. Experimental results show that our approach can produce accurate noise waveforms.
The rest of the paper is organized as follows: The preliminaries for frequency domain noise analysis are presented in Section 2. Algorithms for frequency domain noise spectrum calculation are given in Section 3. Experimental results are discussed in Section 4. Finally, conclusions are drawn in Section 5.
PRELIMINARIES
We model a P/G network as a pseudo-distributed RLC network, and the switclung gates as time-varying current sources. Each cur-0-7803-6445-7/00/$10.00 0 2000 IEEE rent source will contribute to the noise at every node of the P/G network. Every node is an output node from the standpoint of noise analysis . The noise caused by current source i at node i (denoted by Vii(w)) is calculated based on the equivalent impedance seen by current source i. The and v(r) denote an analog current waveform and an analog voltage waveform; I(w) and Va(w) denote the corresponding Fourier Transform (FT) of i(t) and v(t). respectively. To characterize the switching noise at nodes 1,2,3, we calculate the frequency domain noise spectrum at the three locations. We first consider the noise at node 1 , 2 , 3 caused by current source il(t). At node 1, the current source 1 sees an equivalent impedance:
where the Z;z(o) and the Z;;(w) are given by following equations:
Hence, the noise at node 1 caused by current source 1 is given as:
The noise Vll(o) at node 1 also affects the voltage at node 2 and node 3 since they are connected in the R E network. The voltage fluctuations at node 2 and node 3 caused by current source 1 (denoted by Vlz(o), V12(w) respectively) can be calculated using the voltage division principle for series connected impedances.
where p12(w) is defined as the voltage division coefficient between node 1 and node 2, and p 1 3 (~) as the voltage division coefficient between node 1 and node 3.
Similarly, we can calculate the noise at node 1, 2 , 3 caused by current source 2 and current source 3.
In general,
where Z t A is the equivalent impedance of the whole P/G network seen by the current source at node i.
Since the power grid is an LTI system, we can superpose the contributions of each current source to obtain the overall noise spectrum at node 1 , 2 , 3 as follows:
For a general P/G network with n nodes ( each node is connected to a cell), there are n current sources. The noise at each node in the P/G network can be determined as follows:
The noise spectrum calculated thus far is called spectrum of the analog signal [l] since we use the spectra of analog current waveforms in our calculation. The spectrum of the analog signal needs to be converted to spectrum of the discrete-time signal before Inverse Discrete Fourier Transform (IDFT') can be applied to get the time domain noise waveform. There is a simple relationship between spectrum of the discrete-time signal and spectrum of the analog signal if the sampling frequency (Fs) is greater than or equal to the Nyquist rate (Nyquist rate = 2B, B is the bandwidth of the sig-
For the noise analysis here, the inputs to the system are the current sources. We assume that the current waveforms are triangular (Our methodology is, however, not limited to this assumption). The sampling frequency Fs is determined by the bandwidth of the switching current waveforms. If the shortest duration of the current sources is 22, then B -: . For VLSI circuits operating around lGHz frequency, z is greater than lops, and Fs = 1024GHz is good enough to avoid aliasing. Once we have the noise spectrum of the discrete-time signal, we sample the noise spectrum across the bandwidth (from -B to fB) with a uniform increment to obtain N (N = &) sample points in the frequency domain. The sampling frequencies are denoted by wi. i = 1,2, ..., N. The number of samples N should be large enough (i.e. AF should be small enough) such that the frequency samples can accurately represent the noise spectrum profile. As a rule of thumb, N = 2048, is good enough to accurately reconstruct the time domain signals. After we obtain the frequency domain samples, IFFT (IFFT is an efficient computational algorithm for IDFT [l] ) is performed on the samples to produce the time domain noise waveform v ( t ) .
In the next section, we shall provide an efficient algorithm for calculating the equivalent impedance seen by the current source at each node and the voltage division coefficient P i j ( O ) ' s between the nodes of the P/G network.
ALGORITHM FOR CALCULATING NOISE SPECTRUM ON THE P/G NETWORK
The proposed methodology is applicable to a PIG network of a tree topology. In this research, we consider a single-PAD tree design [9] for both the POWER network and the GROUND network to illustrate our methodology. We assume the topology of the power network and the parasitics are given. Each cell connected to the the P/G network is modeled as a time-varying current source. The information about the current sources (magnitude and timing) can be derived from an event-driven simulation based on the primary inputs. As discussed in Section 11, the noise spectrum at any node of the PIG network caused by the current sources can be determined based on Eqn. 10 provided that we know all the voltage division coefficients between the nodes and the effective impedance seen by each current source. We focus on the noise analysis of the POWER network. The noise on the GROUND network can be analyzed similarly.
Algorithm
The following is the proposed algorithm for calculating the effective impedance at each current source and the voltage division coefficients between the nodes on the POWER network. Let Rij and Li, denote the resistance and inductance between node i and node j ; ZLzj denotes the impedance of the branch forking at node i in the direction to node j (including all the downstream nodes); Z$ represents the equivalent impedance seen by the current source at node i. The algorithm consists of two procedures, which are de- Figure 3 and Figure 4 . The procedure Top-down Traversal(node i, root node) calculates the equivalent impedance of the subtree rooted at node i, where the subtree is defined with respect to the root node. The procedure calculates the equivalent impedance at a root (or subroot) node in a top-down traversal fashion. The procedure recursively calls itself along a branch until a leaf node is reached. The branch impedances are stored at each node so that they can be reused later. As we invoke the procedure to calculate the equivalent impedances seen by the current sources at different nodes, we are just redefining the tree structure by changing the root from one node to another node and do the top down traversal from the newly defined root. Since most of the branch impedances are already calculated and stored, little computation is needed to determine the equivalent impedance at the new root. This sharing of computation makes the algorithm efficient.
Find Voltage Division Coefficient(node j o )
For each node i E power network The second procedure Find Voltage Division Coefficient (node jo) computes the voltage division coefficients between a specific node j o and all other nodes in the P/G network. As pointed out in section 11, the Pij(W)'S are directional, and in general pij # p j i .
Along the branch from node i to node j , the voltage division exhibits a chain rule relationship. To be more specific, let Pi, = path from node i to node j , let l ( i j ) = i, 2 ( i j ) , ..., k(ij) = j be the nodes on Pij indexed in a sequential order from node i to node j , then
P i j ( W ) = Pik(ij) ( o ) P k ( i , ) j ( w )
= PiZ(;j, (w)P2(ij)3(ij) (a). . . Pk-l(,") j ( o ) . (13) If pik(o) (or P k j ( 0 ) ) is already computed for some node k on Pi,, we simply have to compute p k j ( o ) ( or pik(o) ). The product of the two will give P;j(O). By exploiting the chain rule, the computation cost is greatly reduced. In the general case, the voltage division coefficient p i j ( o ) can be determined by finding the voltage division coefficients between the adjacent nodes on the path Pi, using the voltage division principle among the series connected impedances.
where k = ...,k(i, Similarly, the procedure Find Voltage Division Coefficient(n0de j ) is invoked at each node to calculate the voltage division coefficients between node j and the other nodes in the P/G network. Given the equivalent impedance Z$)v's and voltage division coefficient p i , ( w ) ' s , the frequency domain noise spectrum at any node of the POWER network can be calculated based on Eqn. IO for given switching current waveforms. The noise spectrum is then converted to spectrum of the discrete-time signal using Eqn. I I. IFFT is performed to get the time domain noise waveform. The procedure is summarized in Figure 5 . If we calculate and store the effective impedances ( including the branch impedances) and the voltage division coefficients as polynomials of o, the degree of the polynomials will be the same as the number of nodes (n) of the power network. For large circuits, the P/G network consists of millions of nodes, which makes it very expensive to calculate the effective impedances and voltage division coefficients as polynomials in both storage and computation complexity. Since we only need N sample points of a noise spectrum to construct the time domain waveform, we just need to calculate and store the numerical values of the impedances and the voltage division coefficients at the N sampling frequencies ai, i = 1,2,3, .. .., N .
Normally, N << n, and therefore, both the computation cost and memory demand are greatly reduced.
Complexity Analysis of the Proposed Algor i thm
The data structure under consideration is a spanning tree which has n vertices and n -1 edges. The Top-down Traversal() procedure is essentially an extended version of a typical Depth First Search (DFS) algorithm [lo] , and therefore, has the same computation complexity as a DFS, which is O(2n-1). Only O ( N ) computations are required to determine the impedance at the N sampling frequencies at each node during the search process. The Top-down Traversal() procedure needs to be called at each node of the tree to calculate the equivalent impedance, but the total computation cost is, however, less than O(n2) due to the computation sharing discussed earlier. Similarly, the procedure Find Voltage Division Coefficient() needs to be run at each node to find the coefficients between this node and other nodes. Since the coefficients are calculated in a DFS fashion for each node, the complexity is also O(2n-1). The total computation cost is O(n2). Finally, the complexity for calculating the noise spectrum at all the n nodes of the power tree is O(n2) too. IFFT procedure requires a computation cost of O(Nlog2N) [1] , where N is the number of sample points. If we run IFFT for each node, the total computation cost is O(nN logz N). Taking all the computation costs into consideration, the overall complexity of our proposed algorithm is O(n2).
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EXPERIMENTAL RESULTS
To verify our methodology, we implemented the proposed algorithm in C. All the simulations are done in MATLAB.
Experiment I: In this experiment, we consider a very simplified power network similar to the one shown in figure 1 and 60ps. The three switching events occur at 160ps, 220ps and 230ps respectively with reference to the same clock edge. Since cells 2 and 4 are not switching, current sources 2 and 4 are set to zero accordingly. Power supply noise is calculated with the proposed algorithm (Fs = 512GHz, N = 2048). The spectrum of the noise at node 5 is presented in Figure 6 . The time domain noise waveform is obtained from IFFT and is shown in Figure 7 . HSPICE simulation is performed with the same current sources as stimuli to the system and the noise waveform at node 5 is also shown in Figure technology. The current source at each node is approximated as a triangular waveform with a duration of 120ps and a peak value of 2mA. If a cell is not switching, the corresponding current source will be set equal to 0. In the simulation, we assume only 1/3 of the cells are switching. The timing of the switching events is generated in such a way that the switching events along any branch of the power grid tree will overlap 4Ops if they occur at neighboring nodes. Since the noise at each node of the power network can be For simplicity, current waveforms are approximated with triangular waveforms in our analysis. The noise waveform (for a randomly generated input vector pair) at a node far from VDD pad in the power grid tree is shown in Figure 9 . The noise waveform calculated with our proposed method has a similar profile as that from HSPICE. The peak noise value (124mV) from our calculation matches the peak noise (1 13mV) from HSPICE with less than 10% of error. Our computation (including the computation time spent in event-driven simulation) takes 35s to complete, whereas the HSPICE simulation takes 70 minutes (4200s). Our approach is more than 2 orders of magnitude faster than HSPICE. Although the noise waveforms do not match in detail due to our simple approximation of the current waveforms and potential inaccuracy in the timing estimation, the main features of the noise on the power grid are captured. Better approximation of the current waveform and accurate timing analysis of the switching events will produce more accurate results. We may cautiously draw the conclusion that switching gates can be modeled as time-varying current sources in power supply noise analysis, and accurate approximation of the switching current waveforms and accurate timing [5] of the switching events are necessary to get accurate noise waveform. Since the RLC parasitics on the P/G network are explicitly incorporated in our model, the effect of decoupling capacitance can be easily analyzed using our methodology. Our methodology can also be used to evaluate the worst case noise bound on the PIG network based on the worst case input vector pairs derived using similar techniques as those presented in [14] .
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CONCLUSIONS
In this paper, a frequency domain based approach is proposed for the power supply noise analysis. The power supply grid is modeled as a linear time invariant (LTI) RLC network. The switching events are modeled as time-varying current sources. Frequency domain noise spectrum is calculated by analyzing the effective impedance seen by each current source and the spatial correlation (voltage division coefficients) between the nodes. IFFT is performed on the frequency domain noise spectrum to get time domain noise waveform. For a given POWERIGROUND network and switching current waveforms derived from an event-driven simulation based on
